



Amend claim 6 as follows:

92 --6. (amended) A semiconductor memory device having a plurality of memory blocks, each block including a plurality of memory banks, wherein a target memory cell in the memory blocks is accessed according to an input bank address, row address, and column address, the semiconductor memory device comprising:

a row decoding section for decoding the row address so as to generate a row selecting signal;

a column pre-decoding section for pre-decoding the column address so as to generate a column pre-decoded signal; and

a column decoding section, provided in an area of the memory block where a sense amplifier for sensing the memory cell is provided, for performing the main decoding operation of the column address based on the column pre-decoded signal, and selecting the column on the memory block designated by the column address,

wherein the column decoding section generates a column selecting signal by performing the main decoding operation of the column address, and

word lines driven by the row selecting signal and column selecting signal lines for outputting the column selecting signal are arranged parallel to each other, so as to

92  
Cont supply these signals to the memory block of the target memory cell and to access the memory cell.--

Amend claim 8 as follows:

93 --8. (amended) A semiconductor memory device having a plurality of memory blocks, each block including a plurality of memory banks, comprising:

a connecting portion, provided [on] above each memory cell in the memory blocks, for connecting metallic wiring layers.--

Add the following new claims:

94 10 -A14. A semiconductor memory device as claimed in claim 1, wherein the semiconductor memory device is a DRAM.

11 -A15. A semiconductor memory device as claimed in claim 6, wherein the semiconductor memory device is a DRAM.

--16. A semiconductor memory device as claimed in claim 8, wherein the semiconductor memory device is a DRAM.

--17. A semiconductor memory device as claimed in claim 10, wherein the semiconductor memory device is a DRAM.

10 -A18. A semiconductor memory device as claimed in claim 11, wherein the semiconductor memory device is a DRAM.

--19. A semiconductor memory device as claimed in claim 13, wherein the semiconductor memory device is a DRAM.

<sup>13</sup>  
~~120~~. A semiconductor memory device as claimed in claim 1, further comprising:

a connecting portion, provided above each memory cell in the memory blocks, for connecting metallic wiring layers.

<sup>14</sup>  
~~121~~. A semiconductor memory device as claimed in claim <sup>13</sup>~~20~~, wherein the connecting portion is provided for connecting each column selecting signal line to a sense amplifier for sensing the memory cell.

<sup>15</sup>  
~~122~~. A semiconductor memory device as claimed in claim 1, wherein:

the target memory cell in the memory blocks is accessed via input/output lines; and

the column selecting signal lines and the input/output lines are arranged perpendicular to each other.--

Please charge the fee of \$36 for the addition of two claims of any type in excess of the 20 originally paid for to Deposit Account No. 25-0120.

R E M A R K S

The specification and drawings have been amended to make editorial changes therein, bearing in mind the criticisms in the Official Action, to place the application in condition for allowance at the time of the next Official Action.